

# Analysis of Aluminum-Nitride SOI for High-Temperature Electronics

**Bryan A. Biegel (NASA Ames Research Center)**

**Mohamed Osman (Washington State University)**

**Zhiping Yu (Stanford University)**

## Outline

- **Background (why and what)**
- **Simulation Results**
  - **Leakage Current (OFF)**
  - **Subthreshold (OFF to ON)**
  - **High Current (ON)**
- **Conclusions**

[biegel@nas.nasa.gov](mailto:biegel@nas.nasa.gov), <http://science.nasa.gov/~biegel>



# NASA Interest in High-Temp Electronics

Spacecraft electronics temperature-sensitive:

- face hot and cold extremes
- constant thermal management required

Future: sensors, comm during atmospheric entry

Earth orbit: 100K to 400K



# Focus of This Work



Electronics Technology (NASA application):

- Near-term  $\Rightarrow$  silicon-based CMOS
- Rad-hard  $\Rightarrow$  silicon-on-insulator (SOI)
- Minimize self-heating  $\Rightarrow$  Aluminum-Nitride insulator (high thermal cond.)
- High integration, low power  $\Rightarrow$  small
- High temp. operation  $\Rightarrow$  up to 500K


Simulation Technology:

- Thermal effects  $\Rightarrow$  electrothermal model
- Easily modifiable model  $\Rightarrow$  PDE solver (PROPHET)

**Exploratory attempt to use a PDE solver for AlN-based SOI electrothermal simulation**



# Devices Simulated



Large:  $L=2.50\mu\text{m}$ ,  $D(\text{Si})=0.20\mu\text{m}$ ,  $D(\text{Ins})=0.6\mu\text{m}$ ,  $D(\text{ox})=10\text{nm}$

Small:  $L=0.25\mu\text{m}$ ,  $D(\text{Si})=0.05\mu\text{m}$ ,  $D(\text{Ins})=0.2\mu\text{m}$ ,  $D(\text{ox})=4\text{nm}$

Simulation region size:  $5\mu\text{m} \times 5\mu\text{m}$

Main thermal contact: **Back**

Substrate:  $\kappa = 0.01\kappa(\text{Si})$  ( $\sim 500\mu\text{m}$  substrate)

Thermal contact at **Source/Drain**:

- approximate thermal transfer to top-side

## Doping (Large & Small)

Epitaxial-Si:  $1\text{e}17$  p-type

Si Substrate:  $5\text{e}15$  p-type

Poly-Si Gate:  $1\text{e}20$  n-type

Source/Drain:  $1\text{e}20$  n-type

# Electrothermal Model

Electrothermal Model (self-consistent charge and heat transport):

$$\begin{aligned}\nabla \cdot (\epsilon \nabla \psi) &= -q(p - n + N) \\ \frac{\partial n}{\partial t} &= \nabla \cdot [D_n \nabla n - n \mu_n \nabla \psi] - R \\ \frac{\partial p}{\partial t} &= \nabla \cdot [D_p \nabla p + p \mu_p \nabla \psi] - R \\ C_L \frac{\partial T_L}{\partial t} &= \nabla \cdot (\kappa \nabla T_L) + \mathbf{J} \cdot \mathbf{E}\end{aligned}$$

Solution variables:

- potential,  $\psi$
- electron density,  $n$
- hole density,  $p$
- lattice temp,  $T_L$


Temperature-dependence included:

- $D_n, D_p, \mu_n, \mu_p, \kappa, n_i, N_C, N_V, E_G$

Assumptions in this work:

- steady-state;  $T_{\text{env}} = 300\text{K}, 400\text{K}, 500\text{K}$
- Maxwell-Boltzmann statistics (little change with Fermi-Dirac)

# Drain Leakage Current Simulation



Ramp  $V_D$  at  $V_G = 0V$  (nominal OFF)


Large ( $L = 2.50 \mu m$ ) MOSFETs:  $0 \leq V_D \leq 10$

Small ( $L = 0.25 \mu m$ ) MOSFETs:  $0 \leq V_D \leq 3$

## Expectations:


- No self-heating (low current): SiO<sub>2</sub> and AlN SOI same
- MOS: Higher leakage (junction EHP generation); worse at high T

# Drain Leakage - Large MOSFETs




Expectations met: Bulk MOS has higher leakage;  $SiO_2$  & AlN SOI same

# Drain Leakage - Small MOSFETs




Surprise: these short-channel SOIs have higher leakage, and differ...

# Drain Leakage - Small MOSFET Detail



Small SOI devices fully-depleted: DIBL  $\Rightarrow$  higher OFF current

# Subthreshold Current Simulation



Ramp  $V_G$  at  $V_D = 0.1V$  (turn-ON characteristic)


Large ( $L = 2.50 \mu m$ ) MOSFETs:  $0 \leq V_G \leq 10$

Small ( $L = 0.25 \mu m$ ) MOSFETs:  $0 \leq V_G \leq 3$

## Expectations:


- No self-heating (low  $V_D$ ): SiO<sub>2</sub> and AlN SOI same
- Large PD SOI: same as Bulk MOSFET (inversion layer in epi-Si)
- Small FD SOI: unknown...

# Subthreshold Current - Large MOSFETs



Expectations met: Devices virtually identical in subthreshold

# Subthreshold Current - Small MOSFETs




**Surprise:  $\text{SiO}_2$  SOI better STS than Bulk MOS; AlN SOI slightly worse**


# Subthreshold Current - Small MOSFET Detail

Change in Electron Density: 500K, 0.2V-0V


0.25  $\mu\text{m}$   
Bulk MOS



0.25  $\mu\text{m}$   
 $\text{SiO}_2$  SOI




0.25  $\mu\text{m}$   
AlN SOI



$\text{SiO}_2$  SOI has  $\Delta n$  in epi-Si; AlN SOI has significant  $\Delta n$  in substrate

# High-Current (Device ON) Simulation



Ramp  $V_D$  at  $V_G = 3\text{V}$  (ON characteristic)


Long Channel ( $L = 2.5\ \mu\text{m}$ ) devices:  $0 \leq V_D \leq 10$

Short Channel ( $L = 250\ \text{nm}$ ) devices:  $0 \leq V_D \leq 3$

## Expectations:


- Significant self-heating (high current and high  $V_D$ )
  - $\text{SiO}_2$  SOI: significantly reduced current drive
  - AlN SOI and Bulk MOS: similar self-heating

# High Current - Large MOSFETs




Self-heating significantly degrades  $\text{SiO}_2$  SOI current;  $\text{AlN}$  SOI mitigates

# High Current - Small MOSFETs



$\text{SiO}_2$  SOI self-heating effects (current decrease, NDC) increase with  $T_{\text{env}}$


# Mobility & Self-Heating - Large MOSFETs




Carrier mobility degrades with temperature (self-heating and  $T_{\text{env}}$ )

# Temperature & Self-Heating - Large MOSFETs

## 2-D Temperature Plot ( $T_{env} = 500K$ )



## 500K Temperature Profiles



### Summary:

- SiO<sub>2</sub>-based SOI will melt itself at 500K  $T_{env}$
- AlN SOI dramatically mitigates self-heating

# Conclusions

## Conclusions

- AlN eliminates self-heating penalty of SOI  $\Rightarrow$  high-T silicon SOI
- PDE-solver device modeling works, even for electrothermal model
- Careful design of FD SOI required to optimize leakage, subthreshold
- High  $\kappa$  of AlN allows thick SOI insulator - new design flexibility

## Future Work:

- optimize SOI device structure
- add impact ionization (kink/BJT effect)
- add body contact (minimize floating body effects)
- simulate full CMOS
- add quantum effects for ultra-small device simulation